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ABSTRACT
The objective of this research program is to investigate the technical 	
.M
and economic feasibility of producing solar-cell-duality sheet silicon
by dip-coating one surface of carbonized ceramic substrates with a thin
layer of large-grain polycrystalline silicon.
	
I'	 To date, an experimental dip-coating facility has been constructed.
Using this facilit y , relatively thin (• 1 nun) mullite and altunina sub-
strates have been successfully
 dip-coated with 2.S - 3.0 ol-ai-cm, p-type
silicon with areas of -20 cm 2 . the thickness and grain size of these
coatings are influenced by the temperature of the melt and the rate at
	
.
	 which the substrate is pulled from tiro melt. One mullite substrate had
dendrite-like crystallites of the order of 1 mm wide and 1 to 2 cm long.
r
	
l_
	 Their axes were aligned along the direction of pulling.
A large variety of substrate materials have been purchased or developed
	
'F	 enabling the program to commence a substrate definition evaluation.
Due to the insulating nature of the substrate, the bottom laver of the
p-n junction may
 lulve to be made via the top surface. The feasibility
of accomplishing this has heen demonstrated using single crystal wafers.
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i RFTRODUCIhii,lll tORIGINAL PAGE IS ''Doll
I91'RODUCTION AND SLTA1NtY Or RI:SUI,TS
This research program commenced October 21, 1975. Its purpose is to
investigate the teclulical wid economic feasibility of producing solar-cell-
`+	 duality sheet silicon by clip-coating inexpensive ceramic substrates with
a thin layer of large grain polycrystalline silicon. The dip-coating methods
to be developed are to be directed toward a min.iMLIM-cost process with
the objective of producing solar cells with a terrestial conversion
efficiency of 10 percent or greater.
Previous to this program the Ilonoy% , ell Corporate I:cscarch Center experi-
mentall y demonstrated that silicon coatings could be applied to carbonized
cerwnic substrates by inunersing them into molten silicon and subsequently
removing them at it pulling rate of -1 cm/second. Layers resulting from tlris
coating tecluli(lue had	 thicknesses ranging from
'S to 100 micrometers, with c rystall inc grains substantially larf;cr
t}ran -`'(e laver thi6zness.
this work is being continued 1lnuer this contract program. To date,
a s(inu11,(ry of the progress of this prol;r,un includes:
1 .	 A11 experimental dip-coat ing facility )uis been deli„ned, constnrcted,
tested and modi i icd as rr(luired. This fac i l ity Ilas considerable
research flexibi 1 ity cull 1ti l l be used to study grov. •th parcuncters
for preparing; silicon coatings with optiimun grain sizes.
	
dcsil;n rr1-iew of tllis	 was  perfnnrwd ,Is per
progrwTi plan.
^.	 A Stan11;I rd (^)crat ion Pr0CL'i1(1I - e docwneilt d0sc l - 11)111g the 01)01*;it 1011
of the (lip-coat ir11; facility was prcparrd ,11d S11b111itted to .111.
as per program plan.
1.	 'Aillite and ahuiihia substrates Have been (lip-coated with p-t\l)(.
	
i l icon U s ing this l'aci l it,\ • .	 Ihrsc '.	 ).0 ON11-Cm .Oat I 
1k
(i
► I
ut:
have areas of approximately 20 cm 2
 and th.icknesse^ ranging from
"12 to 12S umeters. The variations in the thicknesses of these
coatings purposefully resulted from varying such grol,-th par:uneters
as pulling rate and melt temperature. One substrate had dendrites
in the microstructure of its 45 meter thick coating that were
feathery in appearance and typicall y 0.5 - 1.0 nun wide and 1-2 cm
in length. A diffractometric analysis of the crystallographic
surface texture of the coating showed a 1,0,0 orientation.
r S.	 Honeywell's Ccr.unic Center has fabricated or purchased a suffi-
cient variety of ceramic substrate materials to enable the Research
I	 Center to commence an evaluation directed toward substrate de-
I
I	 finition.
6.	 A satisfactory bottom and top laver solar cell electrW ing
technique ) gas been established using; single crystal silicon
wafers with p-n jlulct.ions.
As this program is continued, its efforts will be directed toward
the remaining major tasks:
1. Definition of' an inexpensive cer:urlic substrate material
whose properties are compatihle kith silicon :vi.l the dip-
coating process.
2. DCVClopmcnt of a substrate Clrb011iZation tCCllllicluc.
3	 Ch:u'acterizat loll of the optilalu:l dip-coat irlg gro1,111 par,uncters to
maximize grain size and ininimi e indikidrell	 dis-
location dcnsity.
4.	 Cha ► • actc^rizatijn of tllc
	
:ul,l cicctric:ll propert ies of
t be < i 1 icon coat int;s.
S.	 1A . ,111lat ion of , solar cc] Is C:lbric:itcd f turn t,u
	 i 1 icon coat inns.
t	 .
-i-
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TECI IIN I CAI. DISCUSSION
EV'IiRhUNFAL DIP-COATING hACI1,I1)'
During this reporting; period,	 the CXj)CrimClltal 	 slip-coating;	 facil its',
discUSsed in LICtai l	 in the	 1St chulrtCrlY RCI)Ort, 	 was roml)ICtCCI,	 tCSted
and mudificcl as required.	 As shown in Photo No.
	 1,	 the faci 1 itv consists
of the following; three major components:
1.	 The plain fr:une of the slip-co;lting; aSSOMMNI consisting; Of the
lol lol%' lllg;	 111;1 jor
	 part s:
1 a water-cooled melt chamber with a viewing; port. 	 TI ii
aSSl_lnhl)' p(-rinitS	 CVactlat ion of	 the c1CUllher and	 a	 !;ill)-
sequent purgingng liith argon gas.
1 a g LS	 IOCk :1111 pu11 lllg;	 I'Od assCmhl\' l •;llll'h C11ah1CS	 the
01)C3'atOr	 to	 ill:; tal 1	 ;Intl	 I'Cr10VC
	
IllU11L't'UUS	 ';Ilh_ - t rates
during the Course u1	 :l day's Opel ;It IOil.
1 a
	 prop- ,11311,1111C
	
d l l)-pU I I
	 IileCl liLTl l sTT1.
1 a	 Cont ro l
	 panel	 i'01'	 OI)Crat i llg;
	
t hC
	
t aC i l i t v.
1 1	 I!^)l;C^^^Cll	 I1i3l;itr01	 tC1,1pCr;ltllrr	 contl-011(•r
1 ;l	 I lt)Ill'^l^l'1 I	 1.1(1.:t IV1l lC	 I \' 1 u'	 12.1	 tWO-I)Cil	 C11;111	 I - e	 Order
101'	 I - CC'Ur,-llllg;	 pUI I illg;	 r; ltl`S	 :Uld	 11101t	 tCIII)Cratllre.
1 :111	 *IdJIIstahIc	 gas	 f IOhlnl'Il'1'
1 a	 water	 f I',)%%	 1 - 11 l I .11"C	 ,-)Ult -dul%ll	 :-l'. l tell
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a 30 KVA step-dol.n transformer for matching the impedance
of the "After-Ileater."
The original design for installing the "After-Ileater" directly above
the silicon melt had to be modified to overcome a possible graphite crucible
holder breakage problem during the facility shut-dour operation.	 To
ensure that the graphite crucible holder will not he broken when the quartz
^j crucible expands and breaks during the solidification of the silicon melt,
the quartz crucible containing; the molten silicon is raised out of its
graphite holder at shut-dol%n time.	 "Phis makes it necessary to externally
reposition the " I "ter-Ileater" by an externally controlled lever. 	 As Stich,
to date the "After-Ileater" assemble has not yet been installed. 	 All parts
leave beenand components of this assembly	 constructed and are presently
being added to the facility.
Ott February 27, the design of the dip-coating facility was reviewed by
p the program's contract monitor, 	 Dr. Niartin 11.	 Leipold.	 At that time he
was presented with a copy of a "Standard Operation Procedure" document
describing the operation of the facility.
DIP-COATING USULTS
Three mullite substrates and one 9 7 % alumina substrate were dip-coated
with p - tNIV silicon.	 The mullite substrates were fabr ; cated at Honeywell's
Ceramic Center by rolling, drying and firing a wet plastic fortmilation.
Details of this process will be given in a later section of this report.
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2. A 25KVA SCR controlled melt heater.ower supply.P	 I'P Y
3. A 25 KVA "After-Heater" power supply consisting of the following:
I	 a programmable cam temperature controller with a
,j	
circular chart recorder
CJ
I	 a Honeywell Electrodyne motor-driven multiple variac
power supply
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The substrates used were • G can x 5 cm in area zuxl - 1 nn thick. They
were immersed -4 cm into the molten silicon talus producing silicon
coatings of - 20 can` in areL. (See Photo No. 2) One surface of these
substrates was coated with carbon by scrubbing ultra pure carbon over the
surface and subsequently removing all surplus powder. Roth the nil Iite
and alumina substrates proved to be thermally compatible with the dip-
coating process by withstand ing the thermal smock of being immersed into
the molten silicon with no visible sign of cracking. The alumina substrate
was not cleaned and fired before dip-coating and therefore produced only
a spotty coating.
The character of each of these coatings varied, as expectel, with the
temperature of the melt and the pulling rates emi)loycd. T'ahlc No. 1
lists data pertinent to the growth parameters used in coating the afore-
mentioned substrates.
Metallurgical characterization of the samples was done by visual
inspection, to assess structural integrity, and metal lographic ex.uni ll;atj ail
of :sectioned and etched specimens by optical microscopy to measure fibn
thickness and Frain size. Tile etchant used to delineate grain boundaries
was dilute CP4.
All the films shown in Photo No. 2 were prepared on mullite substrates.
The silicon covered only the side of the substrate that had been coated
%,ith carbon. The surfaces of the films appeared bril,+ # and shiny to
the eye. No cracks were observed in any of the substrates or films.
The top edge of each film had a slightly thicker ridge nuining across it.
Excellent adherence of the films to the substrates was nottNI in the
course of himidling. The microstructures of all the films were t1Cihlritic
in nature, with the size of the dendrites being depen bent oil the growth
parameters, pulling rate and melt temperature.
Substrate coating No. 1 (See Photo No. 2) was pulled at the slowest
rate 0.12 can/sec at a melt temperature of 14340C. The surface of the sample
was covered with gentle rip ples ruining across the film from top to bottom.
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These were caused by operating the pulling motor controller at too lowP	 g	 p	 ^
a level causing jerkiness in the motor. At faster pulling rates these
ripples were eliminated on subsequent coatings.
aThe dendrites in the microstructure of substrate coating No. 1 were
feathery in appearance (See Photo No. 3) and VTically 1 m wide and 1-2
Ucm long.	 The axes being aligned with the pulling direction. X-ra y	^-
diffraction showed that the crystallographic surface texture of the
}- film was 1, 0, 0.	 The film measured 4S Pmeters in thickness.
^L3
Substrate coating No. 2 (See Photo No. 2) was pulled at 0.33 cm/sec
from a melt at 14260C.	 Its surface appeared quite smooth.	 The dendrites
in its microstructure were more "tree like" in appearance and were ~50 Pmeters
(2 mils) wide and 250 Pmeters (10 mils) long. 	 Tlie long axes were aligned
in the direction of pulling. 	 The film thickness was 	 12.5	 Pmeters (.5 mils).	 -'
Substrate coating No. 3 (See Photo No. 2) was pulled at 0.33 cm/sec
from the coolest melt, 1410° C.	 The microstructure of this sample was
dominated by coarse dendrites emanating from the leading edge of the
L
film.	 The needle-like main branch of these dendrites were often 1 nun %%ide
and 1-2 cm. long.	 The surface was not smooth due to the varying thicknesses
of these dendrites.	 Film thickness ranged from 25 Pmeters ( 1 mil) to 	 •'
ISO Pmeters (6 mils).
The dendrite mature of the films is indicative that supercooling of the
melt existed in all cases before solidificati on.	 The various deTV.lritic
morphologies reflect the degree of supercooling.	 Most encouraging is the 	
ec
fact that in all the films there was evidence that the first solidification 	 f
noccurred at the leading edge of the fiLn. 	 This suggested that cinder the
u proper conditions nucleation and growth could be controlled and both
grain size and quality be improved.
The slightly thicker ridge of material at the top of each film is a
consequence of the manner in which pulling was started, i.e. it took a
finite amount of time to reach the desired pi d I i ng rate and the film grew
n thicker at the slower rates.
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The silicon charge was doped to produce a single crystal with an 
tl
LLLLiiii
impurity concentration of 5.6 x 1015 atoms/cm3 .	 This, as reported by
^
J. C.
	 Irwin (see Fig.	 1)	 is the equivalent of 	 2.5 olun-cm resistivity.
f1 Our measurements show this p-type sample to vary from 2.5 to 3.0 ohm-cm.
^j This measurement prevailed irrespective of the orientation of the 4-point
probe.	 A somewhat larger resistivity results from this doping level in
u previously groin C11D coatings with average crystallites of -12S umeters.
Caution must be given to the resistivity measurement of the dip-coated
sample, however, since it was based on measuring a thin wafer on an
insulating base, SiC is an insulator, but can be a semiconductor when
Udoped. Should the SiC base layer be a good conductor, a correction would
ikave to be made which would increase the magnitude of this measured
value.	 We choose to accept this ideal measurement since the SiC layer
is so relatively thin compared to the silicon coating.
My
i
SOLrR CELL ELECTRODES
Honeywell's previous work (see Fig. 2) clearly shows that heavily
doped (> 5 x 10 19 atoms/cm 3 ) n-tNe polycrystalline silicon have essentially
the same resistivity as comparable doped single-crystal silicon. One
should therefore expect, that by using an optimized top layer contacting
grid network, the ohmic series resistance (R S) contributed by the top
layer of solar cells fabricated from either single or polycrystalline
silicon, for a given area, slx)uld, for the most part, be identical.
"rhe p-type base layer - RtS of a typical* 2 an x 2 cm single crystal
solar cell is -3.75 x 10 ` oluns.
Since a dip-coated solar cell's insulating substrate requires contacting
the base layer from the top surface by etching (or otherwise cutting)
through the junction barrier, calculations reveal, that by alternately
interlacing the base and top layer contacting grid lines, the dip-coated
n	 base layer RS would be only 1.36 times that of the tNTical single crystal
y	 T\Tical defined as being n on p with a .i olrnr-cm base layer and a POOR
Junction depth using a 0.5 nun thick safer. The top la yer has parallel
contacting grid lilies 0.25 iron wide and 3.33 imn on center.
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cell. Since the solar lllLuiiinatcd forward resistance of a 2 cm x 2 cm,10o
efficient single crystal cell is -3.85 olmis, this additional base layer
RS is probably not significant.
UThe optimized top layer contacting grid network of a typical 2 cm x 2 cm
cell occup ies -12% of the total area. 	 By usint; the above-mentioned inter-
lacing configur,tion for contacting the base laver of a dip-coated cell,
-it would increase this non-productive area to -300 of the total area.
	 Such J
a large non-productive area seems excessive and indicates that onl y when
dip-coated solar cells have actually been fabricated and evaluated that
properly optimized contacting networks can be worked out.	 For this reason
we conclude, at this stage of our program, t1lat it would be Cutile to
design the necessary art work for contacting to our future dip-coated solar
cells by photo resist or metal masking tec.lu ► iclues.
	 This conclusion is
further supported by the fact that our initial dip-coated cells are un-
likely to be entirely flat and would not accommodate sophisticated electrical ,
contacting teclu ► iques.
For the ^ 	 b	 Y	 dip -coatedsin g le crystal and p-  solar cells will hep
electrically contacted in the folloti:ing manner:
1.	 Following the jwiction diffusion, the grid pattern for contacting
the base layer will be masked with 16 mil Teflon tape and the
remaining unmasked area subsequently covered with a CP S acid
resistant coating (Apiezon wax, -etc.)
2. (nice this coating has hardened, the Teflon tape wi 1 1 he removed
	 .
and the exposed pattern etched through the junction to the
base laver. (lhic to the shallow junction depth, ver y little
silicon need be removed.)
3. The acid resistant coating will then be removed and the wafer
thoroughly cleaned.
I
d.	 10-mil strips of Teflon tape will again be placed in the central
region of this previously etched 16-mil wide base Direr pattern.
Vdditiunal 10-mil strips of tape will also be applied to form the
-1 .1-	 j
.l
top layer contact pattern. A thin coating of a dissolvable sub-
stance (photo resist, lacquer, etc.) will he applied to the
wunasked regions, and after drying; the tape, once again removed.
ti
—	 pia	 1 ,
! u. r	 ^
i^
u
u
u
u
S.	 Electroless nickel plating will then be applied to the exposed
patterns.
	
C
I
r
6. The soluble coating will then be removed and the wafers cleaned
and dipped into a solder pot to complete the contacting.
To date this technique has been successfully employed on single
crystal silicon wafers with p-n junctions.
CERV-11C SUBSTRATE DWELOPrIl:.'1I'
In addition to developin g; a material to be compatible with molten
silicon, tb.is portion of the program was spent examining several processing •
^l approaches, which could be scaled-up to square meter size substrates.
	
These
1
approaches include, rolling, casting, doctor blading and hot pressing.
Rolling of a high plasticity, mullite material has boon examined and sub.-
strates as large as S00 cm" have been formed and fired.
	
Rolling and doctor J^,
1
blading of a calcium aluminate bound alunimi. material has also been shown
to be feasible.	 Casting; and doctor blading of a silica substrate has i
also been demonstrated.	 Hot pressing, of fiberglass products into large
500 cm 	 sheets has also been accomplished. 1
1 Standard 25 cm 	 test samples for this program have been prepared or
U received from vendors as indicated in Table 11. 	 Each of these materials
is discussed below.
Phil l ite:	 "tu g l ite is an aluminum silicate compouid (3M,0 3
	i02)
which is available in many forms.	 The pure material has a melting; point
of about 18500C, but up to 30o glassy phase is commonl y found in this
L material which lowers the solting point.	 The thennal expansion and
conductivity of mullite is about 5.0 x 10-6/C and 3.S Btu/hr-ft: o l: res-
pectively and its theoretical density is 3.26 gm/cc. 	 The following; four
types of mullite have been obtained for this program.
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1. Honeywell rr,lled MV-20
2. McDaniel casted MV-30
3. Honeywell ]lot pressed Fil,erfrax
4. American Lava pressed material
McDaniel mullite composition MV-24 was procured in a plastic extnndable
foniii. Test substrates ;2" x 2 !4" x 1/16" thick) were produced by rolling
the material out oil smooth, oiled surface and controlled drying and
firing to 16400C. After rolling, the sheet material was cut into over-
sized UY' x 2-3/4 11 ) coupons. The coupons were dried between flat plaster
of Paris blocks for 20 hours at 60°C. They were then bisque fired on
mullite sagger plates to 600 0C and finally high temperature fired (on
mullite) to 1640°C. The slight warpage which occurred during High tempera-
ture firing is attributed to lion-uniform }seating in the high convection
gas-fired kiln. A total of 38,2" x 2' 1" substrates have been produced.
Several larger 3" x 5" substrates and 8" x 9" substrates were successfully
prepared of this material by the rolling methods.
A second McDaniel mullite composition M ,*-30 was procured in fired
tubular form. Eight (7 1 x 2 1j" x 3/16" thick) test coupons were cut from
this material. The MV.1 0 and PR •30 materials t)1)ically contain 20 and 151,,
glassy phase after firing.
AUi additional one hundred 2" x 2" x 0.1" experimental pressed rnillite
substrates have also been ordered from American Lava hiv of 3M Inc. Rigid
sheets of mullite fibers have also been formed by pressing double or
triple layers of Fiberfrax (0.05" thick Carborundinn sheet) under a load at
14 UU0C. Flat very porous rigid sheets 0.0 .1 to 0.06" thick with a density
of 0.5 gm/cc. were formed by this process.
\lumina: Alumina substrates are the most common type of flat ceramic
uitvrial used for electronic circuitry . Rirc Al 2 0 3 i ►as :n melting point
of about 20000C and a thermal exp.uision :und conductivity of h." to 10 6/ °C
and 10.0 Btu/hr-ft-°F respectively. "line theoretical densit y
 of this material
is 3.98 g7n/cc.
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Two t)l)es of alumina substrates have been obtained for this program.
One hundred pressed 96" a:ul 85$ alumina 2" x 2" x 0.05" plates have been
procured from American Lava. These are designated as Alsimag 614 and 798,
respectively. A third type of altunina has been fabricated at 11oneywel1 by
rolling, pressing and doctor blading of a calcieun aleuninate bound altunina
material. Table 111 gives four compositions that have been formulated for
Alcoa CA-25 calcium aluminate cement and tabular alumina filler. The
consistency of tiv mixturewas varied by addition of water Lased on the
method of forming.
Smooth compress surfaces with no sticking were accomplished at 5,000 psi
pressure. No apparent warpage occurred during firing. Rolled substrates
had some surface roughness. Slight warpage occurred during high temperature
firing. These nkaterials were still somewhait porous but still had a density
over 3.0 pn/cc.
Zircon: zircon is a zirconia silicate ("-1t0,-SiO 2) compotind with a
melting; point of 15300C and theoretical density of4.68 gnn/cc. The thermal
expansion and conductivity of this material is6.0 x 10 -6C.and 3.8 Btu /hr-ft-o1:,
respectively. One Hundred pressed 2.0" x 2.0" x 0.1" substrates of Alsimag
4 - 5 have been procured from Merican lava for this program.
Cordierite: Cordierite is a magnesium altriinum silicate (2 DI 0.-.11,03.SSi0,.)
with a melting point of 1200oC, however, slightly different modifications
may be as high as 14000C. This material has a thermal expansion of I.S x
10-6/oC
Sample Cordierite substrates were obtained from the following; two
suppliers.
1. Minnesota `lining and Mfg. Co. (361 - Alsimag; 701)
2. ;)u-Co Ceramics Co. (:1-3171)
A specimen of each material was fired at 150U oC with the res<<lts shown
in Photo No. 4. Both materials shoe: leaching; out of a lover melting;
constituent. The 361 material retains its shape, but the 1At -('o material melted
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completely. The llu-Co material will therefore not he evaluated for the
silicon dip-coat ing; application.
Silica: Silica in powdered form was procured frcnn Glasrock Products.
This Glasrock grade "1" material (99% SiO.,) was of two particle sizes
designated 61 131 (Fisher sieve 2.0) arhl Gi l 71 (fisher series 4.S).
Two formulations were made (See Table Ill). In each case, a slip was
prepared by high-shear mixing; of the solid inr redients and water. The
materiel was then cast on a flat porous substrate. The castings were
dried at 6000, bisque fired at 60000 aril subsequently high temperature
fired at either of two higher temperatures. (See Table 111.)
A slight  wa:-pag;e of the cast shells occurruil after  high t emIm-ature firing.
This is attributed to a nonuniform particle size distribution through tht•
sheet thickness . . The f irL'd substrates appear to lia-ve adequate st nrctural
strength for subsequent processing;.	 a
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CONCLUSIONS AM) R1:C(11`@ i) ^'VLUYT I ONS
As a result of our intial successful :lip-coating results, the following
conclusions are made:
1.	 That relatively thin (- Inn), larger area (- 20 cri`) flat
mullite and altuuina substrates have proven to be as thermally
compatible with the dip-coating process as were the much smaller
sections of cerwnic tubing; coated prior to this contract progran.
That as previously demonstrated, the crystallization anu laver
thickness responds to and can be controlled by at least two
growth parameters; TIaMC'ly pulling rate and melt temperature.
3. That tle initial crystalline grains are dendritic in nature,
but are nevertheless many times larger than the laver thickness.
This more clearly demonstrates that a high degree of nucleation
occurs from previously gron•.n silicon. One can further conclude
that such a nucleation process is likely to improve the chances
for much larger crystallites as the area of the substrate is
scaled up.
4. That the resistivity of the sil i con coatings can apparently br!
predicted and controlled by the impurity doping methods
associated with single crystal ingot g;roi%th.
S.	 That a multitude of variables are possible using this growth
process, thin maleing it necessar y
 to pursue a scientifically
org;auniZed and methodic experimental approach to the research
that is to follow.
Uun ing; a recent meeting; with the contract m;mtitor, Dr. l.eipold and
I]oneyWC1 l support personnel, further conclusions anJ reconmeru gat ions were
discussed and ag;need upon. They are as folloncs:
u
u
u
u
u
a
^u
n
1 .	 That the Honeywell Ceramic Center has fabricated or purchased
a sufficiently large variety of cer.unic substrates to enable
the Research Center to continence an evaluation directed toward
substrate definition. Hence, no further substrate development
Should be undertaken until further dip-coating experiments
provide the necessary feedback.
2. That further consideration should soon be given to alternate
methods of coating carbon onto the substrate prior to dip-coating.
Further, an effort should be made to minimize the variables
introduced by the source of the carbon in these experiments.
^.	 That, if, carbon coatings and subsequent silicon coatings can be
made to adhere to sapphire ribbons, that by coating these
ribbons one should certainly reduce the number of impurity
sources and thus unprove the chances for identif ying such
contamination sources as those which nuy originate from the
carbon coating, argon atmosphere, dip-coating facility parts,
etc.
•l. That fabrication of solar cell samples should proceed aliead of
the plan schedule and should include making electrical contact
to the bottom layer by the simplest method available.
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In all effort to gaTTi additional insight, a few additional dip-coating
nuis will hinediately take place. A constructive research plan will then
be developed to systematically cope with the many
 variables which are
inherent to any totally net. grov.-th concept.
A systematic approach will commence designed toi•:ard the eventual
characterization of optimized groi%th parameters which are compatible
with the program's economic feasibility goals. Compromises will be given
consideration.
Additional substrate materials ►rill be evaluated aTid characterized
with respect to their acceptabilit y to the dip-coating process.
Additional techniques will be developed for carbonizing the ceramic
substrate.
	 f
If possible, sapphire ribbons will be silicon coated in an effort to
establish the influence of the substrate surface texture on crxstallization
or thereby determine the carbon coating's influence on crystallization.
Using sapphire substrates will also establish a "best case" cornlition
with respect to impurity contamination.
Cryogenic techniques will be investigated to determine their applicability
as an additional electrical characterization method for identif y ing un-
desirable chemical impurities.
Techniques will be considered for determining the contribution, if
any, of the silicon carbide film to the overall electrical conductivity
of the  silicon coating.
Finall y , solar cell junctions % .J ll be evaluated and their conversion
efficiencies compared with those of single crystal wafers, both of which
will be fabricated together in a parallel effort.	
i
